The authors report the development of two fabrication processes for creating high-aspect-ratio lightpipes in a 10 m thick SiO 2 layer, with smooth, uniform, and straight vertical sidewalls. Both processes require only standard optical lithography, without the need for advanced electron beam or deep-UV lithography. One process employs a dielectric etch mask and the other uses a negative photoresist as the etch mask. The experiments show that the CF 4 -based reaction gases are best for deep etching with high selectivity and etch rate. Trenches with diameters or width of 1.5 m are demonstrated, with an aspect ratio of 7.2:1 and a sidewall angle of 87.4°. The authors also achieve cylindrical lightpipes with an aspect ratio of 3.8:1 and a sidewall angle of 89.5°. They anticipate that these high-aspect-ratio lightpipe structures would be useful for complementary metal-oxide semiconductor image sensors, where they would increase the efficiency of light collection, and reduce interpixel cross-talk.
I. INTRODUCTION
Complementary metal-oxide semiconductor ͑CMOS͒ image sensors are increasingly being used in commercial imaging applications due to their ease of integration, low cost, and reduced power consumption.
1,2 A typical image sensor contains over 1 ϫ 10 6 identical sensor elements, or pixels, per device. The growing demand for higher image resolution has prompted the need for decreasing the pixel area, resulting in a reduction in the imager's sensitivity and in increased crosstalk between pixels. [3] [4] [5] In addition, with growing circuit complexity, the number of metal interconnect layers increases, extending the distance between the microlenses and photodiodes. The light collection efficiency lowers and the interpixel cross-talk further increases. As a means for alleviating these problems, we investigate the use of "lightpipe" structures in the dielectric stack. The vertical lightpipes are fabricated with CMOS compatible processes using standard optical lithography. The etching and creation of the lightpipes would be performed directly on the thick dielectric layer with metal interconnects, as a part of the back-end-of-line wafer processing. The vertical light pipes would serve to guide light directly down to the photodiodes on the Si substrate, hence significantly improving the light collection efficiency and reduce the scattering and cross-talk losses in the SiO 2 layer. Although lightpipe structures have been experimentally demonstrated, 3, 4 the vertical lengths of the pipes typically ranged from only 2.2 to 4 m. In addition, the high-aspect-ratio etching was achieved by multiple stacks of shallow-etched lightpipes. 4 In this article, we report the development of two efficient techniques for fabricating high aspect ratio vertical lightpipes in a 10 m thick SiO 2 layer on a Si substrate, using only standard optical lithography. The high-aspect-ratio features are formed by one single step of etching with a subsequent filling procedure using a highindex material for efficient light guiding. No special fabrication processing conditions such as high temperature or pressure are required. The lightpipe concept is illustrated in Fig. 1 , in which schematic diagrams of CMOS image sensor pixels are given. In CMOS image sensors, the photodiode occupies only a fraction of the pixel area, with the remainder comprising transistors of the amplification and readout circuitry. As shown in Fig. 1͑a͒ , microlenses are therefore used to focus light onto the photodiodes. Were they not used, only a fraction of the light impinging upon the sensor would be collected by the photodiodes. Using ray tracing, basic estimates of the response of the device to different angles of illumination can be obtained. Full-field modeling using Maxwell's equations is needed for a precise determination of device performance, but ray-tracing enables the physical mechanism to be understood. As shown in Fig. 1͑b͒ , the maximum angle at which light can be incident on the device and still collected is 1 Ϸ n͑d / 2s͒, where n is the microlens refractive index ͑assumed equal to that of the dielectric stack͒, d is the photodiode diameter, and s is the microlens-photodiode distance. The growing trend toward smaller pixels ͑smaller d͒ and an increasing number of metal interconnect layers ͑in-creasing s͒ lead to reduced 1 , which negatively impacts the sensitivity of image sensors. In Fig. 1͑c͒ the "lightpipe" concept, developed in response to this problem, is shown. The lightpipe is a waveguide that extends from the color filter to the photodiode. The microlens focuses light onto the lightpipe entrance, rather than onto the photodiode. 
II. FABRICATION PROCESSES
Two fabrication techniques were developed for creating high-aspect-ratio lightpipe features. In one process, a dielectric layer is used as the etch mask, while in the other, negative photoresist is used. Both processes require only standard optical lithography, without the need for electron beam lithography. Once the etch mask is patterned, a single reactive ion etching ͑RIE͒ step is used to etch a via into the 10 m thick SiO 2 layer. The final step involves lift-off of the etch mask and via-filling. Figure 2 illustrates the fabrication process employing a dielectric etch mask, amorphous silicon ͑a-Si͒, for creating high-aspect-ratio lightpipe features. The process began by depositing ϳ10 m of borophosphosilicate glass ͑BPSG͒ on a silicon wafer. BPSG is a type of doped SiO 2 that is commonly used in semiconductor device fabrication for intermetal layers for CMOS sensors. This was followed by the deposition of a 50 nm thick sacrificial layer of silicon nitride ͑Si x N y ͒. This sacrificial layer helps to facilitate the lift-off process of the Si etch mask from the subsequently etched SiO 2 layer with minimal damage. Plasma enhanced chemical vapor deposition ͑PECVD͒ at 200°C was then used to deposit a layer of a-Si to a thickness that ranged from ϳ1.5 to 2.5 m. The thickness of the a-Si mask layer can be precisely controlled by timing the deposition time.
A. Using a dielectric etch mask
To pattern the etch mask, photoresist Shipley ® 1813 ͑S1813͒ was spun on. To help promote adhesion of the photoresist to the etch mask, a 10 nm layer HMDS was applied to the a-Si layer before spinning S1813 onto the sample. The photoresist was then exposed by vacuum contact optical lithography. The pattern defined the features which were to be subsequently formed in the SiO 2 layer. The wafer was then baked and immersed in MF319 developer. RIE was then used to transfer the patterns into the a-Si layer. To achieve vertical sidewalls in the a-Si, the etch gases sulfur hexafluoride ͑SF 6 ͒ and octafluorocyclobutane ͑C 4 F 8 ͒ were used. After the RIE process, the photoresist was removed in acetone. The silicon etch mask was then fully patterned and was ready to be used for the etching of lightpipes.
B. Using a photoresist mask
The second approach we have developed for creating high-aspect-ratio lightpipes employs a negative photoresist, MicroChem's KMPR ® 1005, as the etch mask. KMPR photoresist has excellent dry etch resistance. Figure 3 illustrates the fabrication process for light pipes. Similar to the SiO 2 deposition described in Sec. II A, BPSG was deposited onto a silicon wafer to a thickness of ϳ10 m to represent the total intermetal multilayer stack in a conventional CMOS sensor. KMPR was then spun on, to a thickness of ϳ6 m. Next, the photoresist layer was patterned using vacuum contact lithography. The KMPR layer serves directly as the etch mask for the SiO 2 underlayer, effectively eliminating the sacrificial layer that is required for the silicon mask approach. However, there are issues associated with the photoresist technique, including the fact that its high viscosity makes it difficult to obtain a photoresist mask thinner than 6 m. For high-aspect-ratio lightpipe features, the diameter of the lightpipe is normally targeted to be 3 m or less, with a height of 10 m. The thickness of the etch mask greatly affects the resolution that could be achieved due to the diffraction limit of the lithography. Although a reduced thickness of the photoresist layer can be achieved through thinning of the KMPR solution, there is a trade-off between the thickness and the etch resistance of the photoresist. Microlens focuses normally incident light onto center of photodiode. ͑b͒ conventional CMOS image sensors pixel illuminated at largest angle possible, for which light is able to be collected by photodiode; ͑c͒ lightpipe concept: waveguide is formed between color filter and photodiode. Illustration of largest angle of illumination possible, for which light is able to be focused by microlens onto lightpipe entrance and collected by photodiode.
Clearly, there are pros and cons to both etch mask approaches. The "dielectric etch mask" approach allows precise control of the etch mask thickness to provide the required resolution with small opening diameters of the lightpipes, but requires extra processing steps for patterning and a sacrificial layer for the final mask lift-off. The "photoresist mask" approach simply uses the photoresist directly as the etch mask for the SiO 2 layer, but has a thickness limitation imposed by intrinsic material properties.
C. RIE
Once the etch mask was fully patterned ͑by either etch mask approach͒, the wafers were then ready for vias to be etched into the SiO 2 layer. The process for high-aspect-ratio oxide etching was developed by "design of experiments" 6 ͑DoE͒, which enabled experiments to be planned and carried out, and the resulting data analyzed, in an optimal manner to find the most effective etching recipe. The goals of the DoE were to ensure the fulfillment of three requirements for creating high-aspect ratio pipe features: high selectivity ͑i.e., the rate at which the SiO 2 layer is etched relative to the etch mask͒, high etch rate of the SiO 2 layer, and high verticality of the sidewalls of the features. A set of 12 experiments was performed using various parameters to determine the most influential parameters on the three primary objectives. The parameters considered included, among others, the etching chamber pressure, temperature, etchant gases, and flow rates of various etchant agents. Some of the etching gases considered included CF 4 , CHF 3 , silane ͑SiH 4 ͒, argon ͑Ar͒, chlorine ͑Cl 2 ͒, oxygen ͑O 2 ͒, and hydrogen ͑H 2 ͒.
Our experiments showed that the selectivity was significantly improved by introducing hydrogen ͑H 2 ͒ to the CF 4 and CHF 3 reaction gases. Adding H 2 lowered the concentration of free fluorine radicals as a result of HF formation, 7 reducing precursors of polymeric fluorocarbon. The excess formation of hydrocarbon polymers provided a coating to the sidewalls that acted as a passivation layer, thus promoting anisotropic etching. However, an excessively thick passivation polymer layer could potentially produce micromasking effects on the etching surface ͑i.e., the bottom of the light pipes͒, preventing deeper etching. Experiments suggested that the addition of oxygen ͑O 2 ͒ gas prevented the formation of micromasked "grass" features on the sample. On other hand, it also removed the passivation layer that protected the etch mask, thus lowering the selectivity. We solved the issue by introducing O 2 gas periodically to the RIE process. To promote anisotropy etching, a low dosage of argon ͑Ar͒ gas was also used to perform physical bombardment on the etching surface. The chamber pressure was maintained at a low pressure of 2 mTorr.
Once an etching recipe was obtained from the DoE technique, a series of experiments was then carried out to optimize the recipe to ensure the quality and reproducibility of the etching results. Table I lists our optimized recipe for etching a SiO 2 layer with both the dielectric and KMPR etch masks. Although the samples were prepared with different etch masks, the etching recipe remains the same as the etching material is identical. With the processing parameters listed in Table I , the resulting selectivity rate of the dielectric and the KMPR mask was greater than 6.5:1 and 3.0:1, respectively. The surface roughness ͑ RMS ͒ on the etched surface was on the order of 2-10 nm, as determined by atomic force microscopy. The SiO 2 etching rate was found to be approximately 200 nm/min.
D. Etch mask lift-off
The lift-off processes for the two etch mask approaches, namely, the dielectric mask approach and the photoresist mask approach, are quite different. A process was developed for the removal of the dielectric etch mask from the SiO 2 layer. Since the bottom of the etched surface was a silicon substrate, it was necessary that the lift-off method used to remove the a-Si etch mask should not be invasive to silicon. Thus, we introduced the 50 nm sacrificial layer of Si x N y underneath the silicon etch mask, prior to its deposition, as shown in Fig. 2 . A nitride wet strip process was performed in an attempt to remove the etch mask from the SiO 2 layer, with hot phosphoric acid heated to 155°C. Although only partial lift-off of the a-Si etch mask was carried out, the wet process demonstrated the necessary lateral and vertical wet-etching of Si x N y . We measured the vertical etch rate of Si x N y to be around 2 nm/min, with a slightly higher lateral etch rate.
Compared with the lift-off process for the Si etch mask, the KMPR etch mask is much easier to work with. The negative photoresist can be dissolved using MicroChem's Remover PG ͑NMP͒ by immersing it in a heated NMP solution at 80°C for about 20 min. 
E. Filling
The last processing step was the filling of the lightpipes with a material whose refractive index was higher than that of SiO 2 ͑n SiO 2 = 1.4-1.5͒. We chose the filling material to be PECVD-Si x N y , whose refractive index is in range of 1.9-2.2. Another significant advantage of Si x N y was that the material could be deposited using gases, therefore providing a good filling factor for high aspect ratio features. Although the high-index Si x N y potentially introduces an additional coupling loss ͑ϳ1.5 dB/ facet from air to a Si x N y waveguide͒, light tends to stay inside the high-index material before hitting the photodiodes on the bottom of the lightpipes. It is possible to introduce a lightpipe structure with a low-index core and a thin cladding made of Si x N y . 3 The PECVD-SiN under study has an excellent optical penetration depth in the visible wavelength range ͑600-800 nm͒. Figure 4 shows the transmission spectra measured from 10 m thick Si x N y films deposited on glass with different flow rates of silane ͑SiH 4 ͒. The results are in agreement with the reported absorption of 12.1-16.13 cm −1 at visible wavelength range.
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III. EXPERIMENTAL RESULTS
The scanning electron microscope ͑SEM͒ images in Figs. 5͑a͒-5͑d͒ illustrate our fabricated high-aspect-ratio light pipe structures. We achieved circular pipes with an aspect ratio of 3.8:1, with an opening diameter of 2.4 m, and a vertical depth of 9.0 m. For fabrication development purposes, trench features were fabricated for cross-sectional characterization, using the process parameters listed in Table I with both the dielectric and the photoresist etch masks. The two etch mask approaches showed no obvious difference in the aspect ratio and sidewall characteristics obtained from the trenches and circular lightpipes. The best aspect ratios of the fabricated trenches were 7. After the successful etching of the high-aspect-ratio lightpipes, a PECVD deposition of Si x N y was performed at 200°C for the pipe filling step with a low stress SiN recipe ͑gas flow of SiH4ϭ20 sccm, N2ϭ5.8 sccm, Arϭ20 sccm, at 265 W under 10 m Torr pressure. During the Si x N y deposition, the pipes have a tendency to "close up" near their openings because the deposition rate on the bottom surface is higher than that on the sidewall ͑1:0.68͒. An intermediate planarization procedure was necessary to remove the excess coating of the Si x N y at the top of the openings. A RIE etching step was used for planarization, with a high etching pressure employed to preserve the sidewall coverage. The chamber pressure was set to 20 mTorr. Additional iterations of Si x N y depositions and planarization steps were performed to completely fill the trenches or lightpipes. Figure 6 shows the SEM images of the lightpipes after two iterations of Si x N y depositions. Based on the measurements, the deposition rate was roughly the same for all sizes of the lightpipes, being ϳ35 nm/ min.
The characterization of the quality of the filling process involved obtaining cross sectional views of the circular lightpipes. This was not trivial as samples needed to be cleaved along the center of the cylindrical features. A focused ion beam technique was employed to apply high energy ions to selectively "cut" the sample under a SEM microscope. Figures 7͑a͒ and 7͑b͒ show SEM images of the cross-sections of the light pipes before and after a 4 h Si x N y filling process, respectively. Here, two 10 min planarization RIE steps were performed during the three-iterations of the PECVD depositions. The SEM images show that circular pipes with a diameter of 3.4 m ͑located at the right side of the images͒ appear to be filled. A final chemical-mechanical polishing may also be required for planarization of the entire surface. Table I : ͑a͒ using the dielectric ͑a-Si͒ etch mask, ͑b͒ using photoresist ͑KMPR͒ etch mask, ͓͑c͒ and ͑d͔͒ tilted views of trenches and cylindrical pipes.
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Since Si x N y has excellent optical properties, these filled light pipes are expected to function as vertical waveguides which confine and transmit light.
IV. CONCLUSIONS
We have developed two fabrication processes for etching high-aspect-ratio cylindrical holes in SiO 2 layers of 10 m thickness and above, for the purpose of forming lightpipes for CMOS image sensors. The dielectric etch mask approach allows precise control of the etch mask thickness to provide the required resolution with small opening diameters of the lightpipes, but requires extra processing steps for patterning and lift-off. The photoresist mask approach simply uses the photoresist directly as the etch mask for the SiO 2 layer, but has a thickness limitation imposed by the intrinsic viscosity of the material. In addition, the two approaches present slightly different sidewall characteristics: the photoresist mask tends to form a more vertical sidewall, rather than a slanted sidewall obtained from the dielectric etch mask. We demonstrated a complete lightpipe structure filled with Si x N y , with an aspect ratio of 3.8:1 and a sidewall angle of 89.5°. The best aspect ratio achieved was 7.2:1 with a sidewall angle of 87.4°, using the dielectric mask approach. A viable silicon nitride filling process for the lightpipes was also presented. We anticipate that the vertical lightpipe structures will be not only useful for image sensors but also for vertical interconnect and waveguiding applications. 
